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Binary Representaion for Non-binary LDPC Code
with Decoder Design
Yang Yu, Wen Chen, Jun Li, Xiao Ma, and Baoming Bai
Abstract—The equivalent binary parity check matrices for
the binary images of the cycle-free non-binary LDPC codes
have numerous bit-level cycles. In this paper, we show how to
transform these binary parity check matrices into their cycle-free
forms. It is shown that the proposed methodology can be adopted
not only for the binary images of non-binary LDPC codes but
also for a large class of binary LDPC codes. Specifically, we
present an extended p-reducible (EPR) LDPC code structure to
eliminate the bit-level cycles. For the non-binary LDPC codes
with short length symbol-level cycles, the EPR-LDPC codes can
largely avoid the corresponding short length bit-level cycles. As
to the decoding of the EPR-LDPC codes, we propose a hybrid
hard-decision decoder and a hybrid parallel decoder for binary
symmetric channel and binary input Gaussian channel, respec-
tively. A simple code optimization algorithm for these binary
decoders is also provided. Simulations show the comparative
results and justify the advantages, i.e., better performance and
lower decoding complexity, of the proposed binary constructions.
Index Terms—Non-binary LDPC, binary image, binary Gaus-
sian channel, binary erasure channel.
I. INTRODUCTION
Low density parity check (LDPC) codes, as a class of for-
ward error control codes, have gained considerable attentions
during the last decade due to their amazing decoding perfor-
mance under different channels [1], [2]. The performance of
an infinite long LDPC code is usually evaluated in terms of
the threshold for the average performance of its code ensemble
(codes with the same degree distributions) based on the cycle-
free condition [1], [3]–[7].
The LDPC codes will suffer from performance degradation
if there exist non-negligible number of short length cycles
in their parity check matrices, especially for the short block
length codes. Moreover, codes with large girths will have
respectable minimum/stopping distance bound, which also
implies enhanced decoding performance. In this paper, we
refer to the cycles in the binary parity check matrices as bit-
level cycles and the cycles in the non-binary parity check
matrices as symbol-level cycles. In [8]–[10], the authors show
how to construct the parity check matrices with less bit-level
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cycles and large girths for binary LDPC codes. For the non-
binary LDPC codes, investigations indicate that they could
have sparser Tanner graphs as the field size increases. For short
to moderate block lengths, the non-binary LDPC codes with
sparser graphs are more likely to outperform the binary ones.
In [11], [12], the authors investigate a particular type of non-
binary LDPC codes, i.e. non-binary cycle LDPC codes, whose
column weights are two. In [11], optimizations for this type of
codes are performed over Cayley-graph. In [12], the authors
propose bit-level coefficients selection methods to optimize
the symbol-level performance for the non-binary cycle LDPC
codes.
On the other hand, soft-decision decoding for the non-
binary LDPC codes requires a potentially higher complexity.
The complexity of the q-ary sum-product decoding algorithm
(QSPA) is O(q2) for each check-sum operation. The Fourier
transform QSPA reduces the complexity to O(q log q) [5]. The
extended min-sum (EMS) algorithm in [13] further reduces the
complexity to O(nm lognm) at the cost of a bit performance
loss, where nm is smaller than q. However, the computational
complexity of the EMS decoder is still very high compared to
the binary decoder. Hence, in [14], [15], the authors propose
an extended binary representation for the non-binary LDPC
code which can be decoded by binary decoders. The binary
decoding complexity is only O(q) for BEC. Theoretically,
based on the decoding error probability, the authors in [16],
[17] prove that the minimal decoding complexities exist if
the LDPC codes are constructed with properly chosen degree
distributions.
A. Related Works
The codewords of a non-binary LDPC code are often trans-
mitted over binary input channels in their bit-vector forms, i.e.,
binary images of the non-binary LDPC codes. At the receiver
side, the non-binary decoder needs to transform the received
bit sequences back to their non-binary forms to perform the
symbol-level decoding [2], [6], [12], [18], [19] for retrieving
the information bits. On the other hand, as an alternative of
using the non-binary decoders for binary input channels, one
can use a binary decoder to retrieve the information bits by
utilizing the binary representations of the non-binary parity
check matrices for the purpose of reducing the computational
complexity [14], [15], [20]. Especially in certain cases, when
the receiver receives a non-binary codeword (e.g., moderate to
long block length where the non-binary decoders do not have a
clear advantage compared to the binary decoders) from the bi-
nary input channels and only limited computational resources
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are available, the consideration of using binary decoders
is natural and practical for a fast and correct information
recovery. However, the binary representation of a non-binary
parity check matrix has numerous bit-level cycles, even if there
is no symbol-level cycle [14], [20] in the non-binary parity
check matrix. Thus, in [14], [15], the authors introduce the
(punctured) extended binary representation for the non-binary
LDPC code to solve this issue. When there is no symbol-level
cycle, this representation will also be cycle-free. In [20], the
authors propose a hybrid hard decision decoder particularly
for the BEC which eliminates the local decoding cycles by
introducing matrix inverse operations. Decoding in [20] has
lower computational complexity than the decoding of the
extended binary representation. In addition, the authors in [21]
show how to optimize the binary representation of a non-
binary parity check matrix with the perspective of stopping
set.
B. Contributions
In this paper, we aim at further improving the bit-level
decoding performance and reducing the bit-level decoding
complexity. We propose bit-level decoders for different chan-
nel models to achieve enhanced decoding performance and
develop a new methodology to construct the generalized
binary representation to avoid the short length bit-level cycles.
Specifically, we propose a hybrid hard-decision decoder and
a hybrid parallel decoder for binary symmetric channel and
binary input Gaussian channel, respectively. We also develop
an extended p-reducible (EPR) LDPC code structure for a
large class of LDPC codes with decoding complexity of
O(ms),ms < q. For the non-binary LDPC codes with short
length symbol-level cycles, the EPR-LDPC codes can largely
avoid the corresponding bit-level cycles. Experimental studies
show that the proposed EPR-LDPC codes under the hybrid
parallel decoder have a maximum 0.8dB performance gain
compared to the optimized non-binary cycle LDPC codes [11],
[12], [18] with a much lower decoding complexity.
Contributions of this paper are summarized as follows.
1) We propose an extended iterative hard decision decoder
and a hybrid parallel decoder for different channel
models. A simple code optimization algorithm for these
binary decoders is also provided to guarantee enhanced
decoding performance.
2) We propose an EPR-LDPC code structure to avoid the
short length bit-level cycles. A general framework is
given to model the constructions and optimizations of
the EPR-LDPC codes. Significant results and conditions
regarding the constructions and optimizations of the
EPR-LDPC codes are also derived.
C. Organization of the paper
The contents of this paper are organized as follows. In
section II, we introduce the binary representations of the
non-binary LDPC code and give a unified framework for
the extended binary representation. In section III, we give
the details about the EPR-LDPC codes. In section ??, we
give the proposed binary decoders and provide a simple code
optimization algorithm. Section V presents the simulation
results.
II. BINARY REPRESENTATIONS FOR NON-BINARY LDPC
CODES
A. Binary Images for Non-binary LDPC Codes
Let Fq be the finite field of size q = 2
p. Let F∗q = Fq\{0}
and FNq be the q-ary column vector space of dimension-N .
The non-binary LDPC code C of length N is the dimension
N −M linear subspace of FNq . Let H = {hi,j}M×N , hi,j ∈
Fq be the parity check matrix. Then the non-binary LDPC
code C is defined as the kernel of H. If we endow Fq with
a binary vector space structure, every u ∈ Fq can be denoted
by a binary vector u¯ = (u¯1, u¯2, . . . , u¯p−1)
T . As a result, each
codeword x = (x1, x2, . . . , xN )
T ∈ FNq in C has its binary
vector representation
x¯ = (x¯T1 , x¯
T
2 , . . . , x¯
T
N )
T ,
i.e., binary images of the non-binary LDPC codes.
To obtain the binary representation of H, we use the
companion matrix A over Fq [20], [22], [23]. Then we have
Fq
∼= {0,Ai, 0 6 i 6 q − 2}. If we replace every hi,j in
H by its binary matrix representation Ai,j (also called matrix
label), we get the equivalent binary parity check matrix
H¯ = {H¯1, H¯2, . . . , H¯M}
T ,
where H¯i, i = 1, . . . ,M are Np× p matrices. As a result, the
equivalent binary LDPC code C¯ is defined as the kernel of the
matrix H¯.
With a little abuse of the notation, in the following, we de-
note any binary parity check matrix by H¯ and any non-binary
parity check matrix by H. We define diag(B1,B2, . . . ,BN )
as the matrix
diag(B1,B2, . . . ,BN) =


B1 0 · · · 0
0 B2 · · · 0
...
...
. . .
...
0 0 · · · BN

 ,
where Bj , j = 1, 2, . . . , N , are not necessarily to be square
matrices.
We also define ⊗ as the kronecker product of two matrices.
Let B = (bi,j)m×n and B
′ = (b′i,j)h×g be two arbitrary
matrices. The kronecker product of B and B′ is an mh× ng
matrix
B⊗B′ =


b1,1B
′ b1,2B
′ · · · b1,nB
′
b1,1B
′ b2,2B
′ · · · b2,nB′
...
...
. . .
...
bm,1B
′ bm,2B
′ · · · bm,nB′

 .
B. Extended Binary Representation for Non-Binary LDPC
Codes
In this subsection, we give a unified framework for the
extended binary representation. Let N be the set of natural inte-
gers including 0 and N∗ = N\{0}. Let Nq = {0, 1, . . . , q−1}
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and N∗q = Nq\{0}. For an arbitrary matrix B, we denote
the entries of B by B(i, j), i, j ∈ N, where i and j are the
row number and column number, respectively. In addition,
B(i, 0) represents the ith row vector, B(0, j) represents the
jth column vector. Let Ip×p be the p × p identity matrix.
The extended representation is based on the equivalent binary
LDPC code, which begins with a linear transformation of a
binary vector x¯j ∈ F
p
2 [14].
Let Φ be the p × (q − 1) binary matrix of the following
form
Φ = (Φ(0, 1),Φ(0, 2), . . . ,Φ(0, q − 1)),
where each column vector Φ(0, j), j = 1, 2, . . . , q − 1, is the
binary representation of j ∈ N∗q . Let x¯j be the binary vector
representation of the coded symbol xj and vj = Φ
T x¯j ∈
F
q−1
2 . Note that Φ is the parity check matrix of the [q−1, q−
1− p] hamming code. So, each vj is also a codeword of the
simplex code (dual code of the hamming code). The extended
binary representation of x is then
v = (vT1 , . . . ,v
T
N )
T .
In addition, for each non-zero Ai,j , we can get a (q − 1) ×
(q−1) matrixΩi,j by utilizing an endomorphism of Nq and an
isomorphism between Nq and F
p
2 [14]. If we replace the non-
zero Ai,j in H¯ by Ωi,j and the zero Ai,j by 0(q−1)×(q−1), we
get the extended binary parity check matrix Ω = (Ωi,j)M×N .
Then Ωv = 0 and the simplex constraints on v together form
the extended binary representation.
In section III, we will introduce a matrix map fω for
constructing and optimizing the parity check matrix of the
EPR-LDPC codes. We also notice that the matrix map can
be utilized to simplify the constructions of Ω. As a result,
Ωi,j = fω(Φ,Ai,j). Details about fω is given in section III.
Here, we only present the unified framework for the extended
binary representation.
III. EXTENDED p-REDUCIBLE CODE
In this section, we give the general framework to model
the constructions and optimizations of the EPR-LDPC codes
and show how to design EPR-LDPC codes by satisfying some
girth constraints.
A. Definition of the EPR-LDPC Codes
We first give the definition of p-reducible codes.
Definition 1 (p-reducible): Given a binary parity check ma-
trix H¯ and an integer p > 1. The binary code defined with
H¯ is called p-reducible iff, after rearranging the columns and
rows of H¯, H¯ can be expressed as (Ai,j)M×N . Each Ai,j is
either p× p zero matrix or p× p full-rank matrix. This binary
code defined with H¯ is called strictly p-reducible iff there does
not exist an integer p′ 6= p such that the binary code defined
with H¯ is also p′-reducible.
From Definition 1, we know that the equivalent binary
LDPC codes are log2 q-reducible. The length-12 (3,4)-regular
Gallager code in [24] is a strictly 3-reducible code. For the
quasi-cyclic binary LDPC codes, we notice that a circulant
is full-rank iff its associated polynomial [25] and 1 − xn
has only one common zero. Then if the (Np, (N − M)p)
binary quasi-cyclic LDPC codes are constructed with p×p full
rank circulant matrices, these codes are p-reducible. In [26],
the authors show that the parity check matrices of irregular
repeat accumulate (IRA) codes can be constructed by an array
of some circulant permutation matrices. The resulting parity
check matrices are composed of identity matrices and the
circulant permutation matrices. Let the size of the circulant
permutation matrices be p × p. Then these IRA codes are
p-reducible. Moreover, if the protograph LDPC codes are
obtained by filling the base matrices with p × p full rank
matrices and zero matrices, the resulting codes are also p-
reducible codes. The above examples are only a small list of
the p-reducible codes.
Next, we give the definitions that will be used in the
following sections.
Definition 2: The mother matrix Λp of a binary matrix H¯
or of a non-binary matrix H is defined as a matrix with each
entry being either 0 or 1. The binary matrix H¯ can be obtained
by replacing the 0s by 0 matrices of size p× p and the 1s by
non-zero matrices of size p× p. These p× p matrices are also
referred to as the matrix labels. The non-binary matrix H can
be obtained by replacing the 0s in Λp by the zero element in
F2p and the 1s by the non-zero elements in F2p . Cycles in Λp
or H are referred to as the symbol-level cycles. Cycles in H¯
are referred to as the bit-level cycles.
Definition 3: Let H¯ = (Ai,j)M×N = (H¯
c
j)1×N
be a binary parity check matrix. Let Ψj , j ∈
{1, . . . , N} be a p × p full-rank matrix. Let
Ψˆej = {Ψ
e1
j ,Ψ
e2
j , . . . ,Ψ
eM(q−1)
j }, j ∈ {1, . . . , N} be
a matrices set, where Ψe
iq
j , iq = 1, 2, . . . ,M(q − 1)
are matrices with p rows and p′j 6 q − 1 columns.
Let fω be a matrix map and fω(Ψ
eiq
j ,Ψj) be a matrix
with p′j columns. If each non-zero Ai,j is a full rank
matrix, we define fe as a function that takes H¯ and
Ψˆej , j = 1, . . . , N as inputs and outputs Ω
e = (Ωei,j)M×N ,
where Ωei,j =
∑i(q−1)
iq=(i−1)(q−1)+1
fω(Ψ
eiq
j ,Ai,j).
Below, before the detailed constructions, we give the defi-
nition of the EPR-LDPC codes to provide some general ideas.
Definition 4 (EPR-LDPC): Let Ψe = {Ψej , j =
1, 2, . . . , N} be the extended generator matrices set.
Each Ψej is a full-rank binary matrix with p rows and
p′j 6 q − 1 columns and the non-zero columns in each Ψ
e
j
are different from each other. Let
ve = diag(ΨeT1 ,Ψ
eT
2 , . . . ,Ψ
eT
N ) · x¯,
where ve = (veT1 ,v
eT
2 , . . . ,v
eT
N )
T and x¯ is the binary
codeword of H¯. We associate each H¯cj with a matrix set Ψˆ
e
j .
Then, the EPR-LDPC code is defined as the kernel of the
parity check matrix
Ωe = fe(H¯, Ψˆ
e
1, Ψˆ
e
2, . . . , Ψˆ
e
N ),
such that Ωe · ve = 0 and the matrices in Ψˆej has the same
column number as Ψej .
The above definition is very broad. It does not only defines
more generalized binary representations for the non-binary
LDPC codes, but also defines the generalized representations
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for a large class of binary LDPC codes. All the p-reducible
codes can be connected to the EPR-LDPC codes.
B. Mapping definition and Examples
In this subsection, we give the details about the matrix map
fω. We begin with the basic notations and definitions. Let
wt(·) be the function that calculates the number of non-zero
columns in a matrix or of the non-zero elements in a vector.
Definition 5 (4): We denote the relationship between two
vectors a,b by a 4 b if a is obtained by replacing some
elements in b by zeros. For two matrices A,B, we denote
A 4 B if A is obtained by replacing some column vectors in
B by zero vectors.
Definition 6 (≺): We denote the relationship between two
vectors a,b by a ≺ b if a 4 b and wt(a) < wt(b). For two
matrices A,B, we denote the relationship between them by
A ≺ B if A 4 B and wt(A) < wt(B).
Note that Ψej has different non-zero vectors as its columns
and Φ has all the non-zero vectors in F
p
2 as its columns.
The non-zero column vectors in each Ψej form a subset of
the column vectors in Φ. Without loss of generality, we
assume that Ψej 4 Φ for all j ∈ {1, 2, . . . , N}. Since the
zero columns in Ψej will result in zero bits in v
e
j which
can be ignored or readily removed, this assumption does not
violate the Definition 3-4 and will facilitate the discussion
of EPR-LDPC code too. With a little abuse of notation, we
use fω(Ψ
eiq
j ,Ψj) to denote the resulting binary matrix and
fω,j(i
′, j′), i′, j′ ∈ {1, 2, . . . , q − 1} to denote the entries in
fω(Ψ
eiq
j ,Ψj). Then
fω,j(i
′, j′) =
{
1, if Ψe
iq
j (0, j
′) +ΨTj Φ(0, i
′) = 0,
0, if Ψe
iq
j (0, j
′) +ΨTj Φ(0, i
′) 6= 0.
If we replace Ψj by the matrix label Ai,j , then different
columns of fω(Ψ
eiq
j ,Ai,j) associate with different bits in v
e
j .
Different rows of fω(Ψ
eiq
j ,Ai,j) represent different additions
between the bits in vej . To have a better understanding, we
give simple examples for fω.
Φ
T
Ai,j fω(Φ,Ai,j) fω(Ψ
eiq
j ,Ai,j)
1 1
1 1 1
1
1 1
1 1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Fig. 1. Different matrices generated by fω in Example 1.
Example 1: Since the extended generator matrix Ψej has
different non-zero columns, the corresponding bits in vej will
represent different combinations of the bits in x¯j . Moreover,
the additions between different binary parity check equations
within H¯Ti x¯ = 0, i ∈ {1, 2, . . . ,M} can be formulated as
ΦT H¯Ti x¯ = 0 which will result in q − 1 different binary
parity check equations [14], [27]. We divide the q − 1 binary
parity check equations into N partitions with the jth partition
consisting of different combinations of the bits in x¯j , i.e.,
ΦTAi,j x¯j . If we set some of the q − 1 equations to be zero
equations, then there exist only one Ψe
iq
j for the j
th partition
such that the q− 1 rows of fω(Ψe
iq
j ,Ai,j) respectively repre-
sents the q−1 rows within the jth partition, e.g., if p = 3 and
Ai,j = (Φ(0, 3),Φ(0, 6),Φ(0, 7)), then fω(Φ,Ai,j)=Ωi,j . If
we set the first and third rows in Ωi,j to be zero vectors, then
we have
Ψe
iq
j = (Φ(0, 1),0,Φ(0, 3),Φ(0, 4),0,
Φ(0, 6),Φ(0, 7),Φ(0, 8)) ≺ Φ,
fω(Ψ
eiq
j ,Ai,j) = (0,Ωi,j(2, 0)
T ,0,Ωi,j(4, 0)
T ,Ωi,j(5, 0)
T ,
Ωi,j(6, 0)
T ,Ωi,j(7, 0)
T )T ≺ Ωi,j .
More details are displayed in Fig 1.
Note that each vej is a codeword generated by Ψ
e
j and a
combination of the bits in x¯j can be represented as a non-
zero entry in fω(Ψ
eiq
j ,Ai,j). fω can be also used to represent
some parity check relationships for the bits in one vej . The
construction of such matrices is trivial, so we leave it for
briefness. Moreover, different additions of the rows of H¯ and
the combinations of the parity check relationships for each vej
can all be represented by fω.
C. Main Properties of the Mapping
Lemma 1: LetB 4 Φ andB′ 4 Φ be two p×(q−1) binary
matrices. LetΨj be a p×p full-rank binary matrix. fω(Φ,Ψj)
is a (q−1)× (q−1) permutation matrix. In addition, B′ 4 B
and fω(B
′,Ψj) 4 fω(B,Ψj) are necessary and sufficient
conditions for each other.
Proof: Since Ψj is a p × p full rank matrix, all the
ΨTj Φ(0, i
′), i′ = 1, 2, . . . , q − 1 are different column vectors.
Then fω(Φ,Ψj) will have only one non-zero entry in each
row or column. So, fω(Φ,Ψj) is a (q − 1) × (q − 1)
permutation matrix. If B 4 Φ, the zero columns in B will
result in zero rows in fω(B,Ψj). Then fω(B,Ψj) can be
obtained by setting some rows of fω(Φ,Ψj) to be zero
vectors. Since fω(Φ,Ψj) have only one non-zero entry in
each column, then some columns become zero vectors in
fω(B,Ψj). As a result fω(B,Ψj) 4 fω(Φ,Ψj). Similarly,
we have fω(B
′,Ψj) 4 fω(B,Ψj) if B
′ 4 B. Conversely,
if fω(B,Ψj) 4 fω(Φ,Ψj), it means that the columns in
B generating the zero rows in fω(B,Ψj) are set to be zero
vectors. Since there is a one-to-one correspondence between
B and fω(B,Ψj), B 4 Φ. Similarly, we have B
′ 4 B if
fω(B
′,Ψj) 4 fω(B,Ψj). This completes the proof.
In the following, if each Ai,j in H¯ is replaced by
fω(Φ,Ai,j), we denote the resulting matrix by
Ω = (Ωi,j)M×N
= (Ω1,Ω2, . . . ,ΩM )
T = (Ωc1,Ω
c
2, . . . ,Ω
c
N ),
where Ωi is the (q− 1)N × (q− 1) sub-matrix and Ωcj is the
(q − 1)M × (q − 1) sub-matrix of Ω. When Ai,j ∈ Fq for
all i and j, Ω coincides with the parity check matrix for the
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extended binary representation. According to Lemma 1, we
also have the following properties of Ω.
Lemma 2: 1) For all the non-zero Ai,j , i ∈
{1, 2, . . . ,M}, j ∈ {1, 2, . . . , N}, the column and row
weights of the corresponding Ωi,j are all 1, i.e. Ωi,j
is a (q − 1) × (q − 1) permutation matrix. 2) Let
Λp(i, 0), i = 1, 2, . . . ,M be the i
th row vector of Λp.
Then the row weights of ΩTi are the same and equal to the
weight of Λp(i, 0). Let Λp(0, j), j = 1, 2, . . . , N be the j
th
column vector of Λp. Then the column weights of Ω
c
j are
equal to the weight of Λp(0, j). Degree distributions of Ω
are the same as those of Λp.
Note that, If H¯ has the following form
H¯ = (Λp ⊗ Ip×p) · diag(Ψ1,Ψ2, . . . ,ΨN ), (1)
where Ψj , j = 1, 2, . . . , N are p× p full-rank matrices, then
the parity check matrix Ω associated with Eq. (1) has the
following form
Ω = (Λp⊗I(q−1)×(q−1)) ·diag(fω(Φ,Ψ1), . . . , fω(Φ,ΨN )).
(2)
According to the first item in Lemma 2, Ω in Eq. (2) is
composed of q − 1 disjoint Λps. As a result, codes defined
with these Ωs including the extended binary representation
will cause performance loss. Actually, if each Ψj is the matrix
representation of a non-binary symbol in Fq, Eq. (1) defines
the equivalent binary parity check matrix of the non-binary
column-scaled LDPC (CS-LDPC) code [28] (including the
non-binary QC-LDPC codes and the finite geometry non-
binary LDPC codes).
D. General Framework for Constructing and Optimizing the
EPR-LDPC Codes
In this subsection, we present a general framework for
the exhaustive search of Ωe. Since the non-zero bits in vej
represent different combinations of the bits in x¯j , the parity
check relationships for ve can be obtained by finding the
parity check relationships for the corresponding combinations
and the desired Ωe can be constructed by searching among
different combinations of the parity check relationships for
ve.
Definition 4 may imply that we should search for Ωe based
on a given Ψe. However, in order to guarantee enhanced
decoding performance for Ωe, we first determine the desired
Ωe then we update Ψe. That is,
1) Based on H¯ and Φ, we find and store some of the parity
check relationships for v.
2) Using these parity check relationships, we construct
different Ωes row by row such that the new row does
not introduce cycles smaller than certain integer.
3) We find the Ωe with the desired performance threshold
among these Ωes. Then, we update Ψe and ve.
By utilizing fω, we can model the searching processes
(Step 2 and Step 3) as choosing proper Ψˆej for all j ∈
{1, 2, . . . , N}. Then Ωe is obtained by replacing each
Ai,j in H¯ with
∑i(q−1)
iq=(i−1)(q−1)+1
fω(Ψ
eiq
j ,Ai,j) and each
fω(Ψ
eiq
j ,Ai,j) corresponds to a row in Ω
e
i,j (some of Ψ
eiq
j s
could be zero matrices).
Note that Ai,js are not necessarily to be the matrix rep-
resentations of the non-binary symbols of Fq. Moreover, we
refer to Ψej(0, 2
i−1) 6= 0, ∀i ∈ {1, 2, . . . , p} as the trivial
case for the EPR-LDPC code. If each Ai,j is replaced by∑i(q−1)
iq=(i−1)(q−1)+1
fω(Ψ
eiq
j ,Ai,j) = fω(Φ,Ai,j), the result-
ing Ωe coincides with the matrix Ω. If Ψej 4 Φ, j =
1, 2, . . . , N and Ωe = Ω, the resulting codes is a class of
punctured EPR-LDPC codes for parity check matrix Ω (the
decoding messages for the punctured bits are set to be 0s in
the soft decision decoders [29]). It is easy to verify that codes
in [15] form a trivial case of this punctured EPR-LDPC code
for non-binary LDPC code.
E. Bit-level Cycles in Ω
In the previous subsection, the matrix map fω is introduced
to give the definition of the EPR-LDPC code and formulate the
exhaustive searching of Ωe. In this subsection, we investigate
the relations between the symbol-level cycles in Λp and the
bit-level cycles in Ω based on the properties of fω. In general,
we assume that Λp is of girth gh. Λp is cycle-free if gh = 0.
Before the detailed demonstrations, we first give the definition
for the matrix cycle.
Definition 7 (matrix cycle): Given a binary parity check
matrix H¯. Let Λp be its mother matrix. A matrix cycle of
length-g in H¯ exists iff its corresponding positions in Λp form
a symbol-level cycle of length-g.
Lemma 3: If the girth of the mother matrix Λp is gh > 0,
then the girth of the associated parity check matrix Ω for the
p-reducible code is gs > gh, which is caused by the length-gs
symbol-level cycle in Λp. If gh = 0, gs = 0.
Proof: Since Ωi,j is a (q − 1) × (q − 1) permutation
matrix and cycle-free (due to the first item in Lemma 2), if
Λp contains no cycle, Ω has no bit-level cycle. Moreover, a
cycle in Λp can only cause matrix cycle in Ω with the same
length. The matrix cycle only contains bit-level cycles with the
same length. And because Ωi,j is not equal to I(q−1)×(q−1), a
matrix cycle can not always cause the bit-level cycles with the
same length. Thus, the girth of the binary parity check matrix
Ω is not less than the girth of its mother matrix Λp.
For the non-binary parity check H, if H satisfies the
cycle-free condition, its associated Ω will also satisfy the
cycle-free condition. A bit-level cycle in Ω is caused by
the symbol-level cycle of the same length in H. Moreover,
whenH is constructed with cycles, investigations indicate that,
among the cycles, the length-4 cycles contribute the most to
the performance degradation. Next, we show that a length-4
symbol-level cycle in H will not always result in length-4
bit-level cycles in Ω.
Theorem 4: Let the non-zero matrix labels be uniformly
taken from F∗q . And the probability that a length-4 symbol-
level cycle in the non-binary parity check matrix H will result
in length-4 bit-level cycles in Ω based on fω is denoted by
p4. Then
p4 =
1
q − 1
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for q = 2p > 4.
Proof: Since the length-4 bit-level cycles are only caused
by the length-4 symbol level cycle, we only consider the bit-
level cycles within a symbol-level cycle. Let (i1, j1), (i1, j2),
(i2, j1), (i2, j2) be the four coordinates of four entries that
represent a length-4 symbol level cycle in H. Let(
Ωi1,j1 Ωi1,j2
Ωi2,j1 Ωi2,j2
)
be the matrix cycle corresponding to a length-4 symbol-level
cycle. Let α1, β1, α2, β2 ∈ {1, 2, . . . , q−1} respectively repre-
sent the column numbers of non-zero entries in Ωi1,j1 , Ωi1,j2 ,
Ωi2,j1 and Ωi2,j2 with α1, β1 in the same row and α2, β2 in
the same row. Let S1 = {(α1, β1), α1, β1 ∈ {1, 2, . . . , q−1}}
and S2 = {(α2, β2), α2, β2 ∈ {1, 2, . . . , q − 1}} be the two-
tuple sets containing all the different rows in (Ωi1,j1 ,Ωi1,j2)
and (Ωi2,j1 ,Ωi2,j2), respectively. Then, |S1| = |S2| = q− 1.
Let S be the set containing all the rows that could be involved
in the length-4 matrix cycles. Let S = {(α, β), α, β =
1, 2, . . . , q − 1} and |S | = (q − 1)2 with S1,S2 ⊂ S .
The length-4 bit-level cycle exist iff Pr(S1 ∩S2 6= ∅) =
1 − Pr(S1 ∩S2 = ∅). We can calculate the probability of
S1∩S2 = ∅ by counting the number of choices of S1 and S2
over S . Since there are q−1 different non-zeroΩi,js, different
Ωi,js have different row numbers of the same row-vectors and
no two different Sis have common elements, different Sis
divide S into q− 1 disjoint subsets. And because each Si is
uniformly chosen, then for a S1, there exist (q−2) S2s that do
not form cycles. As a result, Pr(S1 ∩S2 = ∅) =
(q−1)(q−2)
(q−1)2 .
From Theorem 4, we know that, as the field size increases,
the probability that a length-4 symbol-level cycle in H results
in length-4 bit-level cycles in Ω will be significantly reduced.
Corollary 5: For any p-reducible code, let the matrix labels
be chosen uniformly over a set {Bg, g = 1, 2, . . . , Q}. If
there exist an integer P 6 Q such that rank(fω(Φ,Bgi) +
fω(Φ,Bgj )) = q − 1 for all i 6= j, i, j ∈ {1, 2, . . . , P}, then
the probability that a length-4 symbol-level cycle in Λp will
result in length-4 bit-level cycles in Ω, i.e., p′4, satisfies
1
q − 1
6 p′4 6
1 + (Q − P )2
P + (Q− P )2
(3)
and P 6 q − 1 for q = 2p > 4. When P = 1, p′4 = 1.
Proof: The P matrix labels result in at most q−1 disjoint
subsets of S then P 6 q − 1. The proof for the above
inequality which results from the different values of Q−P is
similar to the proof of Theorem 4.
According to Corollary 5, p′4 can be minimized by enlarging
q and minimizing Q−P . Consider a short length matrix cycle
of length-gc, gc > 4. Based on the proof of Theorem 4, we
suppose that the probability of the existence of the correspond-
ing bit-level cycles is small too and relates to both q and gc.
We also have the following observation for the short length
cycles with lengths larger than 4.
Observation 1:
1) For a p-reducible code in Corollary 5, the probability
that a symbol-level cycle of length-gc in H will cause
corresponding bit-level cycles in Ω is bigger than 1
q−1 .
2) This probability increases as the length of the symbol-
level cycle increases and decreases as q = 2p increases.
F. Design of EPR-LDPC Codes according to Ω
In this subsection, we show how to efficiently find the parity
check matrix Ωe with certain girth. The resulting Ωe can be
also seen as a significant generalization of Ω for both binary
and non-binary LDPC codes. Compared to the Ω, Ωe will
have less bit-level cycles. In addition, superior to Ω in Eq. (2),
Ωe will not be composed of disjoint sub-matrices. And for
any girth-optimized p-reducible code, Ω can be constructed
to further improve the decoding performance.
Fig. 2. The structure of matrix Ωe.
First, according to Observation 1, if q is large enough, Ω
can be constructed with the short length bit-level cycles being
largely avoided in many cases. In these cases, we can always
further avoid some short length bit-level cycles by simply
changing the associated matrix labelsAi,js in H¯ and searching
for the proper Ωi,js that do not form cycles. However, for
some p-reducible codes, e.g., the codes in Corollary 5 with
P = 1 and the non-binary CS-LDPC codes etc., the short
length symbol-level cycles will always cause corresponding
short length bit-level cycles in Ωs. In these cases, if Λp
is constructed with some length-4 symbol-level cycles, we
can still avoid few length-4 bit-level cycles in Ω. That is,
if the weight of one row is 3, we can add the smaller
weight row to the larger weight row such that the resulting
row is not of weight-1. However, this row addition operation
can only handle limited number of length-4 bit-level cycles.
As to the short-length cycles with lengths larger than 4, it
is hard to avoid them without altering the structure of Ω.
In addition, the Ω in Eq. (2) is composed of disjoint sub-
matrices which will cause performance loss. So, we need to
find another representation of H¯ which will generally result
in good performance. Actually, since Ω has already avoided a
large number of corresponding short length bit-level cycles in
many cases and some cycles inΩ can be carefully handled, we
could find the desired representation, i.e., Ωe, more efficiently
from Ω instead of searching among numerous parity check
combinations. We give the details below.
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Step 1 : Let q = 2p and p > 1. We construct a binary matrix
set {B′1,B
′
2,B
′
3, . . .} with each B
′
i being a cycle-
free 2× (q − 1) or 2× 2(q− 1) matrix. In addition,
B′i·vj = 0, ∀i, j or (B
′
i(0, 1), . . . ,B
′
i(0, q−1))·vj =
0 and (B′i(0, q), . . . ,B
′
i(0, 2q − 1)) · vj = 0, ∀i, j.
Step 2 : Given a parity check matrix H¯ in Definition 1 with
mother matrix Λp. We construct Ω by using fω. If
Λp is constructed with length-4 cycles, we use the
row addition operation to eliminate some length-4
bit-level cycles.
Step 3 : Let gs be an even number. For the matrix cycles
with length less than gs that results in bit-level cycles
in Ω, we set the rows across the matrix cycles
to be zero vectors and rearrange these zero rows
to the lower part of the resulting matrix. Then, as
illustrated in Fig 2, we place the B′is that will not
cause bit-level cycles with length less than gs one by
one within these zero rows (at the non-overlapped
column-positions). The resulting matrix is denoted
by Ωe.
Note that, given a practical p-reducible LDPC code, the row
addition operation in Step 2 can be omitted as the length-4
cycles in Λp are in general eliminated. Then, we can only use
the row replacing operation in Step 3 to handle the bit-level
cycles. Moreover, the codes defined with Ωe and Ω tend to
have larger code lengths and code spaces than their associated
binary LDPC codes. How to obtain the correct x¯ and avoid
the undetected errors for ve apart from enlarging the girth of
Ωe will be addressed in the next section.
IV. BIT-LEVEL DECODERS FOR THE EPR-LDPC CODES
A. General Sum-Product Decoding
Let C be the non-binary LDPC code. Let C¯ be the equivalent
binary LDPC code. Let Ce be the EPR-LDPC code. Let Cej
be the binary LDPC code generated by Ψej . Obviously, there
exists the following isomorphism
C ∼= C¯ ∼= Ce ∩ (Ce1 × C
e
2 × · · · × C
e
N). (4)
The above equation implies that to obtain an enhanced de-
coding performance of C¯, we should decode ve by utilizing
the parity check relationships for Ce and Ce1 × C
e
2 × · · · × C
e
N
simultaneously. If Ψej = Φ, j = 1, 2, . . . , N , Eq. 4 repre-
sents the isomorphism between (punctured) extended binary
representation and its non-binary counterpart [14], [15]. The
decoding applications of the extended binary representation
over general channel models are given in [27]. For arbitrary
p-reducible code, the above isomorphism also exists. To obtain
the best decoding results of C¯, each wt(Ψej) should be large
enough (more parity check bits will be involved). On the other
hand, large wt(Ψej) will results in higher decoding complexity
in general. Thus, there exist a trade-off between the choices of
Ψej , j = 1, 2, . . . , N and the decoding performance. Then to
have the optimized Ψejs, we have to maximize each wt(Ψ
e
j)
while minimize the probability of the existence of the short
length bit-level cycles. Next, we first show how to obtain C¯.
Then we optimize the extended generator matrices set.
Assume that x¯ = (x¯T1 , x¯
T
2 , . . . , x¯
T
N )
T is transmitted over
binary input channels. Let y¯ = (y¯T1 , y¯
T
2 , . . . , y¯
T
N )
T be the
received sequence. The proposed decoder is a class of binary
decoders which is implemented to make decisions both on
x¯ and ve. In the following, we first give the general sum-
product decoding procedure for the proposed decoders. Then
we develop two variants for different channel models.
Ψ
e
Ω
e
x¯ v
e
c
e
Fig. 3. General decoding procedure for the proposed binary decoders.
As shown in Fig 3, the bits in x¯ are represented as bit nodes.
The bits in ve are represented as extended bit nodes. Every
rows of Ωe are represented as constraint nodes in ce. Then
the general decoding procedure is described as follows.
Step 1 : Let µ
(0)
x be the message from channels. The mes-
sage µ
(0)
v for v
e is calculated from µ
(0)
x according to
Ψe.
Step 2 : The message ω
(l)
c in constraint nodes is calculated
from µ
(l)
v according to parity check matrix Ω
e for
the EPR-LDPC code.
Step 3 : The message µ
(l+1)
v in the extended bit node is
updated from ω
(l)
c according to Ω
e.
Step 4 : The message µ
(l+1)
v is further tailored based on the
generator matrices set Ψe.
Step 5 : For iteration-h, if the hard decision of ve is vˆe
which satisfies Ωevˆe = 0, then we obtain x¯ from
ve according to Ψe.
Since we use a binary decoding process and the zero
columns in each Ψej and Ω
e can be removed, the compu-
tational complexity for the check-vector-sum operation relies
linearly on the number of the non-zero columns in Ωei , i =
1, 2, . . . ,M . The computational complexity of tailoring µ
(l+1)
v
relies linearly on the non-zero columns inΨej , j = 1, 2, . . . , N .
Let the maximum number of the non-zero columns in each
Ωei be φe 6 q − 1 and the maximum number of the non-zero
columns in each Ψej be ψe 6 q − 1. Then the computational
complexity is dominated by O(ms = max{φe, ψe}).
In the general decoding procedure, when the decoding of
ve overΩe is accomplished, we have to get every x¯j from v
e
j .
To guarantee x¯j being successfully resolved from v
e
j , we also
provide the following conditions for the extended generator
matrices.
Theorem 6: Consider the p-reducible codes. For all j ∈
{1, 2, . . . , N} and q = 2p > 4,
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1) if wt(Ψej) >
q
2 − 1, every bits in x¯j can be resolved
from vej .
2) If wt(Ψej) =
q
2 − 1, x¯j can be resolved with probability
of 1− q−1
( q−1q
2
−1)
.
Proof: Recall that Φ is a p× (q − 1) matrix and
V = {0,Φ(0, 1),Φ(0, 2), . . . ,Φ(0, q − 1)}
is a vector space of dimension-p. Let
V ej = {0,Ψ
e
j(0, 1),Ψ
e
j(0, 2), . . . ,Ψ
e
j(0, q − 1)}
be the set that formed by the column vectors of Ψej .
Then wt(Ψej) = |V
e
j | − 1. Let the set V
′ =
{Φ(0, 1),Φ(0, 2), . . . ,Φ(0, 2p−1)} be the set of all unit vec-
tors. Then the non-zero vectors in V and V ej can be formulated
by the additions of the vectors in V ′.
If |V ej | is larger than the size of the (p − 1)-dimensional
subspace of V , then rank(Ψej) = p. Every bits in x¯j can be
resolved. The size of the (p − 1)-dimensional subspace can
be calculated by
∑p−1
i=1
(
p−1
i
)
+1 = 2p−1. Then if wt(Ψej) >∑p−1
i=1
(
p−1
i
)
= 2p−1 − 1, x¯j can be resolved from vej . If
wt(Ψej) =
∑p−1
i=1
(
p−1
i
)
, the rank of Ψej is either p or p −
1. Then the probability that x¯j can be resolved equals the
probability that the non-zero vectors in Ψej do not form a
(p−1)-dimensional subspace, which depends on the number of
the (p−1)-dimensional subspaces. To calculate the number of
the (p−1)-dimensional subspaces of the V , we first introduce
the Gaussian binomial coefficient over finite field Fq(
n
k
)
q
=
[n]q!
[k]q![n− k]q!
, k 6 n,
where [n]q! = [1]q[2]q · · · [n]q with
[m]q =
1− qm
1− q
=
∑
06i<m
qi = 1 + q + q2 + · · · qm−1, 1 6 m 6 n.
Then the number of the the (p−1)-dimensional subspaces over
F2 is calculated by
(
p
p−1
)
2
=
∑p
i=1 2
i−1. The probability that
x¯j can be resolved when wt(Ψ
e
j) =
∑p−1
i=1
(
p−1
i
)
is
1−
(
p
p− 1
)
2
/( q − 1
wt(Ψej)
)
.
Note that 2p−1 =
∑p−1
i=1
(
p−1
i
)
+ 1 > p, ∀p > 2. In
addition, if x¯j can be resolved, wt(Ψ
e
j) is at least the size
of a basis of a dimension-p vector space over Fq, i.e.,
wt(Ψej) > log2 q, j = 1, 2, . . . , N . Thus, the least number
of non-zero columns required for each Ψej is p. However, if
wt(Ψej) = p, ∀j, the desired parity check matrix Ω
e may
not exist. Theorem 6 provides sufficient conditions for the
successful decoding of x¯. Moreover, large wt(Ψej) generally
results in better decoding performance. For the punctured
EPR-LDPC code decoded over parity check matrix Ω, if all
the punctured bits are recovered we can use Φ instead of Ψej
to resolve x¯j .
B. Decoding over Different Channels
Next, we apply the general decoding procedure to the binary
symmetric channel (BSC).
Example 2: In this example, we present an extended iter-
ative hard decision decoder for BSC. Let ⊞ be the bit-wise
addition of the vector space over F2. Then, for simplex code
[30], we have vj(j
′
1) + vj(j
′
2) + · · ·+ vj(j
′
k) = vj(j
′
1 ⊞ j
′
2 ⊞
· · ·⊞ j′k), j
′
i ∈ {1, 2, . . . , q− 1} [14]. As a result, the iterative
decoding procedure is described as follows.
Step 1 : Let vˆe be the message for the extended bit nodes
which is initialized by the value of ΨeTj y¯j , j =
1, 2, . . . , N and b be the thresholds to perform the
bit-flipping.
Step 2 : If z = Ωevˆe = 0 then ve = vˆe. Else, s = zTΩe =
(sj)1×N (here is the decimal multiplication). For all
sj(j
′) > b, j′ ∈ {1, 2, . . . , q − 1}, if there exist
vej(j
′
1) + v
e
j(j
′
2) + · · · + v
e
j(j
′
k) 6= v
e
j (j
′) where
j′i ∈ {1, 2, . . . , q − 1} such that Ψ
e
j(0, j
′
i) 6= 0 and
j′ = j′1 ⊞ j
′
2 ⊞ · · ·⊞ j
′
k, then vˆ
e
j(j
′) = 1 + vˆej(j
′).
Step 3 : Stop the procedure when Ωevˆe = 0 or the maxi-
mum iteration number is reached. Then for the trivial
case, x¯j = (v
e
j(1),v
e
j (2), . . . ,v
e
j(2
p−1))T .
Below, we show how to apply the BP algorithm into the
decoding of the EPR-LDPC code over binary input Gaussian
channel.
Example 3: We give a hybrid parallel decoder for the EPR-
LDPC codes by using the BP decoder and the hard decision
decoder in example 2. The BP decoder and hard decision
decoder exchange decoding messages iteratively. We consider
one decoding round is finished iff these two decoders have
exchanged information once. A (µ, ν) decoding round is a
decoding round within which the BP decoder has performed
µ times decoding iterations and the hard decision decoder
has performed ν times decoding iterations. Different from
example 2, we choose to transmit ve instead of x¯ as in the
general decoding procedure. Assume BPSK is utilized. Let
ye be the received sequence. Then the decoding process is
described below.
Step 1 : Initialize the message for the vth extended bit node
by µ
(0)
v,c =
2
σ2
ye(v) and the message for the cth
constraint node by ω
(0)
c,v = 0.
Step 2 : ω
(l)
c,v = −2 tanh
−1
(∏
i′′∈Nc\{v}
tanh
(
−µ
(l−1)
i′′,c
2
))
,
where Nc is the extended bit nodes set connected to
the cth constraint node.
Step 3 : µ
(l)
v,c =
2
σ2
ye(v) +
∑
j′′∈Mv\{c}
ω
(l)
j′′,v, where Mv
is the constraint nodes set connected to the vth
extended bit node.
Step 4 : For iteration-µ in a (µ, ν) decoding round, let the
hard decision be vˆe. We apply the hard decision
decoder in example 2 for ν times. If vˆe(v) = 1,
µ
(l)
v,c = |µ
(l)
v,c|, else µ
(l)
v,c = −|µ
(l)
v,c|. Then, go to step
2.
Step 5 : For iteration-hµν, if the hard decision vˆe sat-
isfies Ωevˆe = 0, then ve = vˆe and x¯j =
(vej (1),v
e
j(2), . . . ,v
e
j(2
p−1))T for the trivial case.
If x¯ is transmitted in example 3, the initialization of the
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messages for the extended bit nodes can be performed as
follows. First, let ve(v) =
∑
i′∈Sv
x¯(i′), where Sv is the set
containing all the bit nodes connected to the vth extended
bit node. Let hard(·) be the hard decision function. And
hard(ve(v)) =
∑
i′∈Sv
hard(x¯(i′)). Then the initialized mes-
sages for the extended bit node ve(v) are

−
2
σ2
min
i′∈Sv
(|y¯(i′)|), if hard(ve(v)) = 1,
2
σ2
min
i′∈Sv
(|y¯(i′)|), if hard(ve(v)) = 0.
The decoding procedure is the same as in example 3. Each
bit in ve is then transmitted over a copied Gaussian channel.
To evaluate the performance of an EPR-LDPC code ensemble
over copied Gaussian channels, we use the Monte-Carlo
experiments for infinite LDPC codes introduced in [2]. That
is, by simulating an infinite long EPR-LDPC code from the
code ensemble, we evaluate the performance in terms of the
minimum signal to noise ratio (MSNR), i.e., Tb, for which
the average syndrome bit entropy reaches certain value after
a number of decoding iterations.
C. Code Optimization for The Binary Decoders
For the mother matrix Λp, how to optimize the matrix
labels for the non-binary decoders have been studied in [2],
[12]. The authors in [2], [12] propose several optimization
methods based on the equivalent binary LDPC codes. The
degree distributions for the resulting H¯ can be efficiently
calculated according to [20]. As to the EPR-LDPC code, we
can optimize the matrix labels according to Corollary 5. For
different associated p-reducible codes, the optimized matrix
labels for the same p will also be very different because
different p-reducible codes use matrix labels set with different
structures. Moreover, to obtain enhanced decoding perfor-
mance of EPR-LDPC codes, just optimizing the matrix labels
is not enough. We have to carefully construct the parity check
matrix Ωe and the extended generator matrices set Ψe too.
In the following, we present a simple algorithm based on
the proposed framework to achieve this goal. That is, after
we have the matrix labels optimized, we guarantee that each
wt(Ψej) is large enough and optimize the girth and degree
distributions of theΩe. Λp is assumed to be constructed by the
modified progressive-edge-growth (PEG) algorithm. One also
can construct Λp by other random methods or with specific
structures. We can either fix the code length and change Λp or
fix the Λp and change the code length for different purposes.
Details are given as follows.
Step 1 : The binary parity check matrix H¯ is obtained by
filling Λp with the optimized matrix labels of size
p × p according to Corollary 5. Let ψ > q2 − 1 and
φ > 0 be two non-zero integers. Let Tb be the MSNR
in dB. We search forΩe with the generator matrix set
Ψe and the associated Ψˆej , j = 1, 2, . . . , N satisfying
wt(Ψej) > ψ, j = 1, 2, . . . , N , wt(Ψˆ
ei
j ) > φ, i =
1, 2, . . . ,M . And the MSNR for the resulting degree
distributions does not exceed Tb (for short block
length codes, we drop the MSNR examinations).
Step 2 : For an even number gs, we check if the girth of Ω
e
is not smaller than gs. If the girth of Ω
e is smaller
than gs, then p = p+ 1 and go to step 1.
Step 3 : When p is large enough, we may change some
Ψe
iq
j s which generate the rows across the associated
matrix cycles to further eliminate some bit-level
cycles. Then we update Ψˆej , j = 1, 2, . . . , N and its
associated Ψe.
V. SIMULATION
A. Different binary forms of a non-binary LDPC code
In this subsection, we present the simulation results for
different representations of a non-binary LDPC code under
different decoders. No undetectable error is observed in our
simulations. We consider the code over F8 of rate R = 0.5311
with length-12000 bits. To have a fair comparison, the code
we have found has similar MSNR for different representations.
Let ve = v and Ωei 6= Ωi for some i, i.e. the block lengths
for Ωe and Ω are the same. We search for Ωe by using the
method in Section IV-C. Degree distributions and MSNRs for
H, H¯, Ωe and Ω are displayed in table II and table III. The
code defined with Ωe is R = 0.5355. The MSNR for Ωe is
Eb/N0 = 0.73dB. The MSNR for Ω is Eb/N0 = 0.68dB,
while the capacity limit is Eb/N0 = 0.30dB. The comparison
is shown in Fig 4, where HEPR (hard decision decoder for the
EPR-LDPC code) is the extended hard decision decoder for
Ωe, SEPR (soft decision decoder for the EPR-LDPC code) is
the hybrid parallel decoder for Ωe, QSPA is the q-ary sum-
product decoder for H, SEB (soft decision decoder for the
equivalent binary LDPC code ) is the binary BP decoder for
H¯ and SER (soft decision decoder for the extended binary
representation) is the hybrid parallel decoder for Ω. Due to
the short length bit-level cycles in H¯, SEB suffers from a
performance loss of about 1dB. Decoding complexity per
each check-sum for QSPA is O(q2). In our simulation, SEPR
achieves second place with much lower decoding complexity
while the performance gap to QSPA is within 0.2dB. More-
over, SEPR outperforms SER for the same block length.
Consider the non-binary LDPC code of rate half over F16
characterized by
λ(x) = 0.303x+ 0.337x2 + 0.04x3 + 0.113x4 +
0.122x6 + 0.085x12,
ρ(x) = 0.85x5 + 0.15x6.
The associated EPR-LDPC code with block length-2048 bits is
optimized by the algorithm in section IV-C. Then we give the
performance comparison under different decoders in Fig 5. In
this example, SEPR also outperforms SER and is more close
to the QSPA than SER.
B. Short length optimization
Short length cycles can cause severe performance degra-
dation for short length block codes. We eliminate the short
length cycles for Ωe in this subsection and give the com-
parative results for different outputs of the optimization in
section IV-C which are displayed in table I. Let x¯ be the bit
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sequence transmitted over the binary input Gaussian channels.
H is constructed by modified progressive edge growth (PEG)
method and the hybrid parallel decoder is adopted. Let the
block length be 360 bits. Let Ms =
∑
j wt(Ψ
e
j) be the length
of ve and gs be the girth. If the non-binary (3,6)-regular LDPC
code is adopted, we give the performance comparison in Fig 6.
The 32-ary LDPC code achieves the best performance in our
simulation due to the optimization both on the girth and field
size.
TABLE I
DIFFERENT OUTPUTS FROM SECTION IV-C. q IS THE FIELD SIZE, gs IS
THE GIRTH,Ms IS THE LENGTH OF v
e
j AND
q
2
− 1 IS THE SUFFICIENT
CONDITION FOR THE SUCCESSFUL DECODING FROM THEOREM 6.
vej q = 2
p gs Ms
q
2
− 1
vej 4 vj
8 6 734 3
16 8 1415 7
v
e
j ≺ vj
8 6 507 3
32 10 2132 15
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Fig. 6. Performance comparison between different outputs in Table I.
C. Comparison of codes from literature
Consider the non-binary LDPC code of rate half over F16
in Section V-A. We compare the performance of the EPR-
LDPC code with the optimized non-binary cycle LDPC codes
(optimized under similar assumptions) and the girth optimized
binary LDPC codes in the literature. In Fig 7, SPB59 is the
sphere packing bound for block length-2048 bits. The codes
from [11] is the non-binary cycle code with length 5376 bits.
The code from [12] is the non-binary cycle code with length
2048 bits. The code from [18] is the non-binary cycle code
with length 3000 bits. These codes are optimized for non-
binary decoders. The code from [9] is the (3,6) QC-LDPC
code with length 2294 bits. The code from [10] is the PEG-
LDPC code with length 2694 bits. These codes are optimized
for binary decoders. Our irregular EPR-LDPC code with block
length-2048 bits (decoded by the decoder in example 3)
outperforms others even with much shorter length than the
codes in [11] and much smaller field size than the code in
[12]. The EPR-LDPC code has achieved a maximum 0.8dB
(at BER=10−4) performance gain compared to the optimized
non-binary cycle LDPC codes with a much lower decoding
complexity.
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D. Binary Erasure Channel
In this subsection, we investigate the performance of the
EPR-LDPC code over BEC with different size of matrix labels.
Consider the p-reducible code of rate half. Let Λp2 be a 500×
1000 mother matrix. The degree distributions are displayed in
table III. The hybrid parallel decoder in Example 3 is altered
for BEC and the MSNR is 0.49. If p = 2, 3, 4, 5, 6 and Λp2
is filled with randomly generated matrix labels, we compare
the performance for different Ω in Fig 8. As the block length
(Nq = 1000(q − 1)) increases, the decoding curves approach
the MSNR as we expect.
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Fig. 7. The EPR-LDPC code compared with codes from literature.
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TABLE II
MSNRS FOR DIFFERENT DEGREE DISTRIBUTIONS.
Λp1 H
λ(x) ρ(x) λ(x) ρ(x)
0.183x 0.047x3 0.153x 0.010x4
0.275x2 0.186x4 0.261x2 0.029x5
0.096x3 0.308x5 0.138x3 0.074x6
0.024x4 0.277x6 0.051x4 0.178x7
0.049x5 0.140x7 0.047x5 0.272x8
0.049x6 0.038x8 0.046x6 0.248x9
0.026x7 0.004x9 0.026x7 0.136x10
0.007x8 0.007x8 0.044x11
0.001x9 0.001x9 0.008x12
0.002x16 0.001x17
0.008x17 0.004x18
0.019x18 0.012x19
0.032x19 0.021x20
0.041x20 0.029x21
0.039x21 0.031x22
0.030x22 0.026x23
0.020x23 0.019x24
0.014x24 0.015x25
0.014x25 0.015x26
0.016x26 0.019x27
0.017x27 0.021x28
0.015x28 0.020x29
0.011x29 0.016x30
0.007x30 0.011x31
0.004x31 0.006x32
0.002x32 0.003x33
0.001x33 0.001x34
Tb -0.18dB 0.59dB
VI. CONCLUSION
When there is no symbol-level cycle, the EPR-LDPC code
will not have any bit-level cycle. Superior to the extended
binary representation, the parity check matrix of EPR-LDPC
code will not be composed of disjoint sub-matrices too.
When there exists short length symbol-level cycles, the EPR-
LDPC code can largely avoid the corresponding short length
bit-level cycles. Decoding of the EPR-LDPC code by the
proposed decoders (the hybrid hard-decision decoder and the
hybrid parallel decoder) is capable of achieving computational
complexities of O(ms) where ms < q. Simulations show that
the EPR-LDPC code outperforms the extended binary repre-
sentation with the same block length. In addition, compared to
the optimized non-binary cycle LDPC codes under non-binary
decoders, the EPR-LDPC code under the proposed decoder
achieves a maximum 0.8dB performance gain.
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